1
|
Lee H, Kim YE, Bae J, Jung S, Sporea RA, Kim CH. High-Performance Organic Source-Gated Transistors Enabled by the Indium-Tin Oxide-Diketopyrrolopyrrole Polymer Interface. ACS APPLIED MATERIALS & INTERFACES 2023; 15:10918-10925. [PMID: 36799771 DOI: 10.1021/acsami.2c22350] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [Abstract] [Key Words] [Track Full Text] [Subscribe] [Scholar Register] [Indexed: 06/18/2023]
Abstract
Source-gated transistors are a new driver of low-power high-gain thin-film electronics. However, source-gated transistors based on organic semiconductors are not widely investigated yet despite their potential for future display and sensor technologies. We report on the fabrication and modeling of high-performance organic source-gated transistors utilizing a critical junction formed between indium-tin oxide and diketopyrrolopyrrole polymer. This partially blocked hole-injection interface is shown to offer both a sufficient level of drain currents and a strong depletion effect necessary for source pinch-off. As a result, our transistors exhibit a set of outstanding metrics, including an intrinsic gain of 160 V/V, an output resistance of 4.6 GΩ, and a saturation coefficient of 0.2 at an operating voltage of 5 V. Drift-diffusion simulation is employed to reproduce and rationalize the experimental data. The modeling reveals that the effective contact length is significantly reduced in an interdigitated electrode geometry, eventually contributing to the realization of low-voltage saturation.
Collapse
Affiliation(s)
- Hyuna Lee
- School of Electronic Engineering, Gachon University, Seongnam 13120, Republic of Korea
| | - Yeo Eun Kim
- School of Electronic Engineering, Gachon University, Seongnam 13120, Republic of Korea
| | - Jisuk Bae
- School of Electronic Engineering, Gachon University, Seongnam 13120, Republic of Korea
| | - Sungyeop Jung
- Advanced Institute of Convergence Technology, Seoul National University, Suwon 16229, Republic of Korea
| | - Radu A Sporea
- Advanced Technology Institute, School of Computer Science and Electronic Engineering, University of Surrey, Guildford GU2 7XH, Surrey, U.K
| | - Chang-Hyun Kim
- School of Electronic Engineering, Gachon University, Seongnam 13120, Republic of Korea
| |
Collapse
|
2
|
Neto J, Dahiya AS, Zumeit A, Christou A, Ma S, Dahiya R. Printed n- and p-Channel Transistors using Silicon Nanoribbons Enduring Electrical, Thermal, and Mechanical Stress. ACS APPLIED MATERIALS & INTERFACES 2023; 15:9618-9628. [PMID: 36774654 PMCID: PMC9990968 DOI: 10.1021/acsami.2c20569] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [Abstract] [Key Words] [Grants] [Track Full Text] [Figures] [Subscribe] [Scholar Register] [Received: 11/15/2022] [Accepted: 02/02/2023] [Indexed: 06/18/2023]
Abstract
Printing technologies are changing the face of electronics with features such as resource-efficiency, low-cost, and novel form factors. While significant advances have been made in terms of organic electronics, the high-performance and stable transistors by printing, and their large-scale integration leading to fast integrated circuits remains a major challenge. This is because of the difficulties to print high-mobility semiconducting materials and the lack of high-resolution printing techniques. Herein, we present silicon based printed n- and p-channel transistors to demonstrate the possibility of developing high-performance complementary metal-oxide-semiconductor (CMOS) computing architecture. The direct roll transfer printing is used here for deterministic assembly of high-mobility single crystal silicon nanoribbons arrays on a flexible polyimide substrate. This is followed by high-resolution electrohydrodynamic printing to define source/drain/gate electrodes and to encapsulate, thus leading to printed devices. The printed transistors show effective peak mobilities of 15 cm2/(V s) (n-channel) and 5 cm2/(V s) (p-channel) at low 1 V drain bias. Furthermore, the effect of electrical, mechanical, and thermal stress on the performance and stability of the encapsulated transistors is investigated. The transistors showed stable transfer characteristics even after: (i) continuous 4000 transfer cycles, (ii) excruciating 10000 bending cycles at different bending radii (40, 25, and 15 mm), and (iii) between 15 and 60 °C temperatures.
Collapse
Affiliation(s)
- João Neto
- James
Watt School of Engineering, University of
Glasgow, Glasgow G12 8QQ, United
Kingdom
| | - Abhishek Singh Dahiya
- James
Watt School of Engineering, University of
Glasgow, Glasgow G12 8QQ, United
Kingdom
| | - Ayoub Zumeit
- James
Watt School of Engineering, University of
Glasgow, Glasgow G12 8QQ, United
Kingdom
| | - Adamos Christou
- James
Watt School of Engineering, University of
Glasgow, Glasgow G12 8QQ, United
Kingdom
| | - Sihang Ma
- James
Watt School of Engineering, University of
Glasgow, Glasgow G12 8QQ, United
Kingdom
| | - Ravinder Dahiya
- Bendable
Electronics and Sustainable Technologies (BEST) Group, Electrical
and Computer Engineering Department, Northeastern
University, Boston, Massachusetts 02115, United States
| |
Collapse
|
3
|
Sul O, Seo H, Choi E, Kim S, Gong J, Bang J, Ju H, Oh S, Lee Y, Sun H, Kwon M, Kang K, Hong J, Yang EH, Chung Y, Lee SB. An Ultralow Power Mixed Dimensional Heterojunction Transistor Based on the Charge Plasma pn Junction. SMALL (WEINHEIM AN DER BERGSTRASSE, GERMANY) 2022; 18:e2202153. [PMID: 35754305 DOI: 10.1002/smll.202202153] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [Abstract] [Key Words] [Track Full Text] [Subscribe] [Scholar Register] [Received: 04/06/2022] [Revised: 06/05/2022] [Indexed: 06/15/2023]
Abstract
Development of a reliable doping method for 2D materials is a key issue to adopt the materials in the future microelectronic circuits and to replace the silicon, keeping the Moore's law toward the sub-10 nm channel length. Especially hole doping is highly required, because most of the transition metal dichalcogenides (TMDC) among the 2D materials are electron-doped by sulfur vacancies in their atomic structures. Here, hole doping of a TMDC, tungsten disulfide (WS2 ) using the silicon substrate as the dopant medium is demonstrated. An ultralow-power current sourcing transistor or a gated WS2 pn diode is fabricated based on a charge plasma pn heterojunction formed between the WS2 thin-film and heavily doped bulk silicon. An ultralow switchable output current down to 0.01 nA µm-1 , an off-state current of ≈1 × 10-14 A µm-1 , a static power consumption range of 1 fW µm-1 -1 pW µm-1 , and an output current ratio of 103 at 0.1 V supply voltage are achieved. The charge plasma heterojunction allows a stable (less than 3% variation) output current regardless of the gate voltage once it is turned on.
Collapse
Affiliation(s)
- Onejae Sul
- Hanyang University, Seoul, 04763, Republic of Korea
| | - Hojun Seo
- Department of Electronic Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Eunsuk Choi
- Department of Electronic Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Sunjin Kim
- Department of Electronic Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Jinsil Gong
- Department of Electronic Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Jiyoung Bang
- Department of Nanoscale Semiconductor Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Hyoungbeen Ju
- Department of Nanoscale Semiconductor Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Sehoon Oh
- Department of Nanoscale Semiconductor Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Yeonsu Lee
- Department of Nanoscale Semiconductor Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Hyeonjeong Sun
- Department of Electronic Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Minjin Kwon
- Department of Electronic Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| | - Kyungnam Kang
- Department of Mechanical Engineering, Stevens Institute of Technology, Hoboken, NJ, 07030, USA
| | - Jinki Hong
- Department of Display and Semiconductor Physics, Korea University Sejong Campus, Sejong City, 30019, Republic of Korea
| | - Eui-Hyeok Yang
- Department of Mechanical Engineering, Stevens Institute of Technology, Hoboken, NJ, 07030, USA
- Center for Quantum Science and Engineering, Stevens Institute of Technology, Hoboken, NJ, 07030, USA
| | - Yunchul Chung
- Department of Physics, Pusan National University, Busan, 46241, Republic of Korea
| | - Seung-Beck Lee
- Hanyang University, Seoul, 04763, Republic of Korea
- Department of Electronic Engineering, Hanyang University, Seoul, 04763, Republic of Korea
- Department of Nanoscale Semiconductor Engineering, Hanyang University, Seoul, 04763, Republic of Korea
| |
Collapse
|
4
|
Hu X, Liu K, Cai Y, Zang SQ, Zhai T. 2D Oxides for Electronics and Optoelectronics. SMALL SCIENCE 2022. [DOI: 10.1002/smsc.202200008] [Citation(s) in RCA: 1] [Impact Index Per Article: 0.3] [Reference Citation Analysis] [Track Full Text] [Journal Information] [Subscribe] [Scholar Register] [Indexed: 12/30/2022] Open
Affiliation(s)
- Xiaozong Hu
- Henan Key Laboratory of Crystalline Molecular Functional Materials Henan International Joint Laboratory of Tumor Theranostical Cluster Materials Green Catalysis Center, and College of Chemistry Zhengzhou University Zhengzhou 450001 P. R. China
| | - Kailang Liu
- State Key Laboratory of Materials Processing and Die and Mould Technology School of Materials Science and Engineering Huazhong University of Science and Technology Wuhan 430074 P. R. China
| | - Yongqing Cai
- Joint Key Laboratory of the Ministry of Education Institute of Applied Physics and Materials Engineering University of Macau Taipa 999078 Macau P. R. China
| | - Shuang-Quan Zang
- Henan Key Laboratory of Crystalline Molecular Functional Materials Henan International Joint Laboratory of Tumor Theranostical Cluster Materials Green Catalysis Center, and College of Chemistry Zhengzhou University Zhengzhou 450001 P. R. China
| | - Tianyou Zhai
- State Key Laboratory of Materials Processing and Die and Mould Technology School of Materials Science and Engineering Huazhong University of Science and Technology Wuhan 430074 P. R. China
| |
Collapse
|
5
|
Nourdine A, Abdelli M, Charvin N, Flandin L. Custom Synthesis of ZnO Nanowires for Efficient Ambient Air-Processed Solar Cells. ACS OMEGA 2021; 6:32365-32378. [PMID: 34901589 PMCID: PMC8655780 DOI: 10.1021/acsomega.1c01654] [Citation(s) in RCA: 3] [Impact Index Per Article: 0.8] [Reference Citation Analysis] [Abstract] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 03/27/2021] [Accepted: 05/27/2021] [Indexed: 06/14/2023]
Abstract
Nanostructuration of solar cells is an interesting approach to improve the photovoltaic conversion efficiency (PCE). This work aims at developing architectured 3D hybrid photovoltaic solar cells using ZnO nanowires (ZnONWs) as the electron transport layer (ETL) and nanocollectors of electrons within the active layer (AL). ZnONWs have been synthesized using a hydrothermal process with a meticulous control of the morphology. The AL of solar cells is elaborated using ZnONWs interpenetrated with a bulk heterojunction composed of donor (π-conjugate low band gap polymer: PBDD4T-2F)/acceptor (fullerene derivate: PC71BM) materials. An ideal interpenetrating ZnONW-D/A system with predefined specific morphological characteristics (length, diameter, and inter-ZnONW distances) was designed and successfully realized. The 3D architectures based on dense ZnONW arrays covered with conformal coatings of AL result in an increased amount of the ETL/AL interface, enhanced light absorption, and improved charge collection efficiency. For AL/ZnONW assembly, spin-coating at 100 °C was found to be the best. Other parameters were also optimized such as the D/A ratio and the pre/post-treatments achieving the optimal device with a D/A ratio of 1.25/1 and methanol treated on ZnONWs before and after the deposition of AL. A PCE of 7.7% (1.4 times better than that of the 2D cells) is achieved. The improvement of the performances with the 3D architecture results from both of: (i) the enhancement of the ZnO/AL surface interface (1 μm2/μm2 for the 2D structure to 6.6 μm2/μm2 for the 3D architecture), (ii) the presence of ZnONWs inside the AL, which behave as numerous nanocollectors (∼60 ZnONW/μm2) of electrons in the depth of the AL. This result validates the efficiency of the concept of nanotexturing of substrates, the method of solar cell assembly based on the nano-textured surface, the chosen morphological characteristics of the nanotexture, and the selected photoactive organic materials.
Collapse
Affiliation(s)
- Ali Nourdine
- Univ. Grenoble Alpes, Univ. Savoie
Mont Blanc, CNRS, Grenoble INP, LEPMI, 38000 Grenoble, France
| | - Marwen Abdelli
- Univ. Grenoble Alpes, Univ. Savoie
Mont Blanc, CNRS, Grenoble INP, LEPMI, 38000 Grenoble, France
| | - Nicolas Charvin
- Univ. Grenoble Alpes, Univ. Savoie
Mont Blanc, CNRS, Grenoble INP, LEPMI, 38000 Grenoble, France
| | - Lionel Flandin
- Univ. Grenoble Alpes, Univ. Savoie
Mont Blanc, CNRS, Grenoble INP, LEPMI, 38000 Grenoble, France
| |
Collapse
|
6
|
Wang G, Zhuang X, Huang W, Yu J, Zhang H, Facchetti A, Marks TJ. New Opportunities for High-Performance Source-Gated Transistors Using Unconventional Materials. ADVANCED SCIENCE (WEINHEIM, BADEN-WURTTEMBERG, GERMANY) 2021; 8:e2101473. [PMID: 34449126 PMCID: PMC8529450 DOI: 10.1002/advs.202101473] [Citation(s) in RCA: 6] [Impact Index Per Article: 1.5] [Reference Citation Analysis] [Abstract] [Key Words] [Grants] [Track Full Text] [Figures] [Subscribe] [Scholar Register] [Received: 04/12/2021] [Revised: 06/24/2021] [Indexed: 06/13/2023]
Abstract
Source-gated transistors (SGTs), which are typically realized by introducing a source barrier in staggered thin-film transistors (TFTs), exhibit many advantages over conventional TFTs, including ultrahigh gain, lower power consumption, higher bias stress stability, immunity to short-channel effects, and greater tolerance to geometric variations. These properties make SGTs promising candidates for readily fabricated displays, biomedical sensors, and wearable electronics for the Internet of Things, where low power dissipation, high performance, and efficient, low-cost manufacturability are essential. In this review, the general aspects of SGT structure, fabrication, and operation mechanisms are first discussed, followed by a detailed property comparison with conventional TFTs. Next, advances in high-performance SGTs based on silicon are first discussed, followed by recent advances in emerging metal oxides, organic semiconductors, and 2D materials, which are individually discussed, followed by promising applications that can be uniquely realized by SGTs and their circuitry. Lastly, this review concludes with challenges and outlook overview.
Collapse
Affiliation(s)
- Gang Wang
- State Key Laboratory of Electronic Thin Films and Integrated DevicesUniversity of Electronic Science and Technology of ChinaChengdu610054P. R. China
- Department of Chemistry and the Materials Research CenterNorthwestern University2145 Sheridan RoadEvanstonIL60208USA
| | - Xinming Zhuang
- State Key Laboratory of Electronic Thin Films and Integrated DevicesUniversity of Electronic Science and Technology of ChinaChengdu610054P. R. China
- Department of Chemistry and the Materials Research CenterNorthwestern University2145 Sheridan RoadEvanstonIL60208USA
- School of PhysicsState Key Laboratory of Crystal MaterialsShandong UniversityJinan250100P. R. China
| | - Wei Huang
- Department of Chemistry and the Materials Research CenterNorthwestern University2145 Sheridan RoadEvanstonIL60208USA
- School of Automation EngineeringUniversity of Electronic Science and Technology of China (UESTC)ChengduSichuan611731P. R. China
| | - Junsheng Yu
- State Key Laboratory of Electronic Thin Films and Integrated DevicesUniversity of Electronic Science and Technology of ChinaChengdu610054P. R. China
| | - Huaiwu Zhang
- State Key Laboratory of Electronic Thin Films and Integrated DevicesUniversity of Electronic Science and Technology of ChinaChengdu610054P. R. China
| | - Antonio Facchetti
- Department of Chemistry and the Materials Research CenterNorthwestern University2145 Sheridan RoadEvanstonIL60208USA
- Flexterra CorporationSkokieIL60077USA
| | - Tobin J. Marks
- Department of Chemistry and the Materials Research CenterNorthwestern University2145 Sheridan RoadEvanstonIL60208USA
| |
Collapse
|
7
|
Jiang BC, Yang SH. Nickel-Doped ZnO Nanowalls with Enhanced Electron Transport Ability for Electrochemical Water Splitting. NANOMATERIALS (BASEL, SWITZERLAND) 2021; 11:1980. [PMID: 34443811 PMCID: PMC8398548 DOI: 10.3390/nano11081980] [Citation(s) in RCA: 1] [Impact Index Per Article: 0.3] [Reference Citation Analysis] [Abstract] [Key Words] [Grants] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 07/09/2021] [Revised: 07/29/2021] [Accepted: 07/29/2021] [Indexed: 11/29/2022]
Abstract
This article reports on the growth of 3 mol% nickel (Ni)-doped zinc oxide nanowalls (ZnO NWLs) using the hydrothermal method. Morphological investigation as well as electrical conductivity of the undoped and Ni-doped ZnO NWLs was also discussed. The surface roughness of the formed ZnO NWLs was reduced after Ni-doping. The pore size of Ni-doped ZnO NWLs can be controlled by changing the concentration of hexamethylenetetramine (HMT). As the HMT concentration increased, the pores became larger with increasing surface roughness. The electrical conductivity of the electron-only device based on the Ni-doped ZnO NWLs was higher than that of the undoped one, and it was decreased with increasing the HMT concentration. Our results reveal that Ni-doping and adjustment of the HMT concentration are two key approaches to tune the morphology and electrical properties of ZnO NWLs. Finally, the undoped and Ni-doped ZnO NWLs were used as the catalyst for electrochemical water splitting. The Ni-doped ZnO NWLs with the HMT concentration of 1 mM showed the highest electrochemical performance, which can be attributed to the increased surface area and electrical conductivity.
Collapse
Affiliation(s)
| | - Sheng-Hsiung Yang
- Institute of Lighting and Energy Photonics, College of Photonics, National Yang Ming Chiao Tung University, Tainan 71150, Taiwan;
| |
Collapse
|
8
|
Mohammadnejad S, Ahadzadeh S, Nouri Rezaie M. Effect of ZnO nanorods and nanotubes on the electrical and optical characteristics of organic and perovskite light-emitting diodes. NANOTECHNOLOGY 2021; 32:245204. [PMID: 33769964 DOI: 10.1088/1361-6528/abe893] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [Abstract] [Track Full Text] [Subscribe] [Scholar Register] [Indexed: 06/12/2023]
Abstract
Due to their suitable electrical and optical properties, ZnO nanostructure-based organic light-emitting diodes (LEDs) and perovskite LEDs can be utilized in the optoelectronics industry. A combination of ZnO nanorods and nanotubes with various types of polymers or hybrid perovskites leads to better waveguides and transportation of carriers. Therefore, more efficient LEDs are offered to the industry. In this research, four devices, including ZnO nanorod (nanotube)/MEH-PPV (CH3NH3PbI3) LEDs are simulated by SILVACO TCAD software. To provide deeper understanding of the impact of applying nanorods and nanotubes in hybrid heterostructures, an ab initio study has been conducted and the electronic structure, density of states, absorption coefficient and dielectric function of each of these nanostructures have been scrutinized. Subsequently, the obtained data have been utilized in the SILVACO simulation, and characteristics such as the current-voltage curve, light power-voltage curve, electroluminescence (EL) spectra and radiative recombination rate of four devices have been investigated. By employing a combination of a perovskite layer and ZnO nanotubes, the turn-on voltage of the simulated devices has been decreased from 13.7 V to 1.1 V. Moreover, a drastic increment in ultraviolet emission from devices based on ZnO nanotubes can be seen, which stems from occurrence of the whispering gallery mode and low defects of nanotubes compared to nanorods. A redshift caused by a reduction in the band gaps of the nanostructures can also be observed in the EL spectra.
Collapse
Affiliation(s)
- Shahram Mohammadnejad
- Department of Electrical Engineering, Iran University of Science and Technology, Narmak, Tehran, Iran
| | | | | |
Collapse
|
9
|
Enhanced Conversion Efficiency of a-Si:H Thin-Film Solar Cell Using ZnO Nanorods. CRYSTALS 2020. [DOI: 10.3390/cryst10121082] [Citation(s) in RCA: 1] [Impact Index Per Article: 0.2] [Reference Citation Analysis] [Abstract] [Track Full Text] [Subscribe] [Scholar Register] [Indexed: 11/16/2022]
Abstract
The surface reflectivity of a material will vary as light passes through interfaces with different refractive indices. Therefore, the optical loss and reflection of an optical-electronic component can be reduced by fabricating nanostructures on its surface. In the case of a solar cell, the presence of nanostructures can deliver many different advantages, such as decreasing the surface reflectivity, enhancing the light trapping, and increasing the efficiency of the carrier collection by providing a shorter diffusion distance for the photogenerated minority carriers. In this study, an approximately 50-nm thick seed layer was first prepared using spin coating. Zinc oxide nanorods (ZnO-NRs) were then grown using a chemical solution method (CSM). The ZnO-NRs were approximately 2 μm in height and 100 nm in diameter. After applying them to amorphous silicon (a-Si:H) solar cells, the short-circuit current density increased from 8.03 to 9.24 mA/cm2, and the photovoltaic conversion efficiency increased by 11.24%.
Collapse
|
10
|
Itagaki N, Nakamura Y, Narishige R, Takeda K, Kamataki K, Koga K, Hori M, Shiratani M. Growth of single crystalline films on lattice-mismatched substrates through 3D to 2D mode transition. Sci Rep 2020; 10:4669. [PMID: 32170213 PMCID: PMC7070095 DOI: 10.1038/s41598-020-61596-w] [Citation(s) in RCA: 9] [Impact Index Per Article: 1.8] [Reference Citation Analysis] [Abstract] [Track Full Text] [Download PDF] [Figures] [Journal Information] [Subscribe] [Scholar Register] [Received: 07/05/2019] [Accepted: 02/25/2020] [Indexed: 11/09/2022] Open
Abstract
Regarding crystalline film growth on large lattice-mismatched substrates, there are two primary modes by which thin films grow on a crystal surface or interface. They are Volmer-Weber (VW: island formation) mode and Stranski-Krastanov (SK: layer-plus-island) mode. Since both growth modes end up in the formation of three-dimensional (3D) islands, fabrication of single crystalline films on lattice-mismatched substrates has been challenging. Here, we demonstrate another growth mode, where a buffer layer consisting of 3D islands initially forms and a relaxed two-dimensional (2D) layer subsequently grows on the buffer layer. This 3D-2D mode transition has been realized using impurities. We observed the 3D-2D mode transition for the case of ZnO film growth on 18%-lattice-mismatched sapphire substrates. First, nano-sized 3D islands grow with the help of nitrogen impurities. Then, the islands coalesce to form a 2D layer after cessation of the nitrogen supply, whereupon an increase in the surface energy may provide a driving force for the coalescence. Finally, the films grow in 2D mode, forming atomically flat terraces. We believe that our findings will offer new opportunities for high-quality film growth of a wide variety of materials that have no lattice-matched substrates.
Collapse
Affiliation(s)
- Naho Itagaki
- Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, 819-0395, Japan.
| | - Yuta Nakamura
- Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, 819-0395, Japan
| | - Ryota Narishige
- Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, 819-0395, Japan
| | - Keigo Takeda
- Department of Electrical and Electronic Engineering, Meijo University, Nagoya, 468-8502, Japan
| | - Kunihiro Kamataki
- Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, 819-0395, Japan
| | - Kazunori Koga
- Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, 819-0395, Japan
| | - Masaru Hori
- Graduate School of Engineering, Nagoya University, Nagoya, 464-8603, Japan
| | - Masaharu Shiratani
- Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, 819-0395, Japan
| |
Collapse
|