1
|
Fradj HB, el Ouardighi A, Belleudy C, Auguin M. Energy aware memory architecture configuration. ACTA ACUST UNITED AC 2005. [DOI: 10.1145/1101868.1101871] [Citation(s) in RCA: 1] [Impact Index Per Article: 0.1] [Reference Citation Analysis] [Abstract] [Track Full Text] [Journal Information] [Subscribe] [Scholar Register] [Indexed: 10/25/2022]
Abstract
In the context of battery-driven embedded systems, reducing energy while maintaining performance is one of today's challenges. The on-chip memory count for a great part of the whole system consumption, especially for images and video processing applications that make heavy use of large memory data size.In this paper, we present new technique for efficiently exploiting on-chip memory space (cache, scrathpad) for a specific application to reduce the energy consumption without loss of performance. We configure and compare the impact of three different memory architectures on the energy consumption. The first one is composed of main memory with cache, in the second architecture we find a main memory and scratchpad memory and in the last architecture we combine both cache and scratchpad with the main memory. We show the effectiveness of the last architecture and a saving about 35% in energy consumption.
Collapse
Affiliation(s)
- Hanene Ben Fradj
- Laboratoire d'Informatique, signaux et Systèmes de Sophia-Antipolis, Sophia-Antipos Cedex, France
| | - Asmaa el Ouardighi
- Laboratoire d'Informatique, signaux et Systèmes de Sophia-Antipolis, Sophia-Antipos Cedex, France
| | - Cécile Belleudy
- Laboratoire d'Informatique, signaux et Systèmes de Sophia-Antipolis, Sophia-Antipos Cedex, France
| | - Michel Auguin
- Laboratoire d'Informatique, signaux et Systèmes de Sophia-Antipolis, Sophia-Antipos Cedex, France
| |
Collapse
|