1
|
Alshehry AH, Alshahry SM, Alhazmi AK, Chodavarapu VP. A Study on the Effect of Temperature Variations on FPGA-Based Multi-Channel Time-to-Digital Converters. Sensors (Basel) 2023; 23:7672. [PMID: 37765729 PMCID: PMC10536187 DOI: 10.3390/s23187672] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Subscribe] [Scholar Register] [Received: 08/04/2023] [Revised: 08/22/2023] [Accepted: 08/29/2023] [Indexed: 09/29/2023]
Abstract
We describe a study on the effect of temperature variations on multi-channel time-to-digital converters (TDCs). The objective is to study the impact of ambient thermal variations on the performance of field-programmable gate array (FPGA)-based tapped delay line (TDL) TDC systems while simultaneously meeting the requirements of high-precision time measurement, low-cost implementation, small size, and low power consumption. For our study, we chose two devices, Artix-7 and ProASIC3L, manufactured by Xilinx and Microsemi, respectively. The radiation-tolerant ProASIC3L device offers better stability in terms of thermal sensitivity and power consumption compared to the Artix-7. To assess the performance of the TDCs under varying thermal conditions, a laboratory thermal chamber was utilized to maintain ambient temperatures ranging from -75 to 80 °C. This analysis ensured a comprehensive evaluation of the TDCs' performance across a wide operational range. By utilizing the Artix-7 and ProASIC3L devices, we achieved root mean square (RMS) resolution of 24.7 and 554.59 picoseconds, respectively. Total on-chip power of 0.968 W was achieved using Artix-7, while 1.997 mW of power consumption was achieved using the ProASIC3L device. We worked to determine the temperature sensitivity for both FPGA devices, which could help in the design and optimization of FPGA-based TDCs for many applications.
Collapse
Affiliation(s)
| | | | | | - Vamsy P. Chodavarapu
- Department of Electrical and Computer Engineering, University of Dayton, 300 College Park, Dayton, OH 45469, USA; (A.H.A.); (S.M.A.); (A.K.A.)
| |
Collapse
|
2
|
Mallan VS, Gopi A, Reghuvaran C, Radhakrishnan AA, James A. Rapid prototyping mixed-signal development kit for tactile neural computing. Front Neurosci 2023; 17:1118615. [PMID: 36824217 PMCID: PMC9941318 DOI: 10.3389/fnins.2023.1118615] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Figures] [Journal Information] [Subscribe] [Scholar Register] [Received: 12/07/2022] [Accepted: 01/19/2023] [Indexed: 02/10/2023] Open
Abstract
Intelligent sensor systems are essential for building modern Internet of Things applications. Embedding intelligence within or near sensors provides a strong case for analog neural computing. However, rapid prototyping of analog or mixed signal spiking neural computing is a non-trivial and time-consuming task. We introduce mixed-mode neural computing arrays for near-sensor-intelligent computing implemented with Field-Programmable Analog Arrays (FPAA) and Field-Programmable Gate Arrays (FPGA). The combinations of FPAA and FPGA pipelines ensure rapid prototyping and design optimization before finalizing the on-chip implementations. The proposed approach architecture ensures a scalable neural network testing framework along with sensor integration. The experimental set up of the proposed tactile sensing system in demonstrated. The initial simulations are carried out in SPICE, and the real-time implementation is validated on FPAA and FPGA hardware.
Collapse
Affiliation(s)
- Vasudev S. Mallan
- School of Electronics Systems and Automation, Digital University Kerala, Thiruvananthapuram, Kerala, India
| | - Anitha Gopi
- School of Electronics Systems and Automation, Digital University Kerala, Thiruvananthapuram, Kerala, India
| | - Chithra Reghuvaran
- Indian Institute of Information Technology and Management, Kerala, India
| | - Aswani A. Radhakrishnan
- School of Electronics Systems and Automation, Digital University Kerala, Thiruvananthapuram, Kerala, India
| | - Alex James
- School of Electronics Systems and Automation, Digital University Kerala, Thiruvananthapuram, Kerala, India,*Correspondence: Alex James ✉
| |
Collapse
|
3
|
Dhanabalan G, Tamil Selvi S, Mahdal M. Scan Time Reduction of PLCs by Dedicated Parallel-Execution Multiple PID Controllers Using an FPGA. Sensors (Basel) 2022; 22:4584. [PMID: 35746367 DOI: 10.3390/s22124584] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 05/18/2022] [Revised: 06/14/2022] [Accepted: 06/15/2022] [Indexed: 02/01/2023]
Abstract
A programmable logic controller (PLC) executes a ladder diagram (LD) using input and output modules. An LD also has PID controller function blocks. It contains as many PID function blocks as the number of process parameters to be controlled. Adding more process parameters slows down PLC scan time. Process parameters are measured as analog signals. The analog input module in the PLC converts these analog signals into digital signals and forwards them to the PID controller as inputs. In this research work, a field-programmable gate array (FPGA)-based multiple PID controller is proposed to retain PLC scan time at a lower value. Concurrent execution of multiple PID controllers was assured by assigning separate FPGA hardware resources for every PID controller. Digital input to the PID controller is routed by the novel idea of analog to digital conversion (ADC), performed using a digital to analog converter (DAC), comparator, and FPGA. ADC combined with dedicated PID controller logic in an FPGA for every closed-loop control system confirms concurrent execution of multiple PID controllers. The time required to execute two closed-loop controls was identified as 18.96000004 ms. This design can be used either with or without a PLC.
Collapse
|
4
|
Kumar TM, Balmuri KR, Marchewka A, Bidare Divakarachari P, Konda S. Implementation of Speed-Efficient Key-Scheduling Process of AES for Secure Storage and Transmission of Data. Sensors (Basel) 2021; 21:s21248347. [PMID: 34960447 PMCID: PMC8706429 DOI: 10.3390/s21248347] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 10/22/2021] [Revised: 12/08/2021] [Accepted: 12/10/2021] [Indexed: 11/16/2022]
Abstract
Nowadays, a large number of digital data are transmitted worldwide using wireless communications. Therefore, data security is a significant task in communication to prevent cybercrimes and avoid information loss. The Advanced Encryption Standard (AES) is a highly efficient secure mechanism that outperforms other symmetric key cryptographic algorithms using message secrecy. However, AES is efficient in terms of software and hardware implementation, and numerous modifications are done in the conventional AES architecture to improve the performance. This research article proposes a significant modification to the AES architecture’s key expansion section to increase the speed of producing subkeys. The fork–join model of key expansion (FJMKE) architecture is developed to improve the speed of the subkey generation process, whereas the hardware resources of AES are minimized by avoiding the frequent computation of secret keys. The AES-FJMKE architecture generates all of the required subkeys in less than half the time required by the conventional architecture. The proposed AES-FJMKE architecture is designed and simulated using the Xilinx ISE 5.1 software. The Field Programmable Gate Arrays (FPGAs) behaviour of the AES-FJMKE architecture is analysed by means of performance count for hardware resources, delay, and operating frequency. The existing AES architectures such as typical AES, AES-PNSG, AES-AT, AES-BE, ISAES, AES-RS, and AES-MPPRM are used to evaluate the efficiency of AES-FJMKE. The AES-FJMKE implemented using Spartan 6 FPGA used fewer slices (i.e., 76) than the AES-RS.
Collapse
Affiliation(s)
- Thanikodi Manoj Kumar
- Department of Electronics and Communication Engineering, Karpagam Institute of Technology, Coimbatore 641105, Tamil Nadu, India;
| | - Kavitha Rani Balmuri
- Department of Information Technology, CMR Technical Campus, Hyderabad 501401, Telangana, India;
| | - Adam Marchewka
- Faculty of Telecommunications, Computer Science and Electrical Engineering, Bydgoszcz University of Science and Technology, 85-796 Bydgoszcz, Poland
- Correspondence:
| | | | - Srinivas Konda
- Department of Computer Science Engineering, CMR Technical Campus, Kandlakoya, Hyderabad 501401, India;
| |
Collapse
|
5
|
Vasudeva B, Deora P, Pradhan PM, Dasgupta S. Efficient implementation of LMS adaptive filter-based FECG extraction on an FPGA. Healthc Technol Lett 2020; 7:125-131. [PMID: 33282322 PMCID: PMC7704145 DOI: 10.1049/htl.2020.0016] [Citation(s) in RCA: 2] [Impact Index Per Article: 0.5] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Journal Information] [Subscribe] [Scholar Register] [Received: 02/19/2020] [Revised: 05/28/2020] [Accepted: 06/04/2020] [Indexed: 11/19/2022] Open
Abstract
In this Letter, the field programmable gate array (FPGA) implementation of a foetal heart rate (FHR) monitoring system is presented. The system comprises a preprocessing unit to remove various types of noise, followed by a foetal electrocardiogram (FECG) extraction unit and an FHR detection unit. To improve the precision and accuracy of the arithmetic operations, a floating-point unit is developed. A least mean squares algorithm-based adaptive filter (LMS-AF) is used for FECG extraction. Two different architectures, namely series and parallel, are proposed for the LMS-AF, with the series architecture targeting lower utilisation of hardware resources, and the parallel architecture enabling less convergence time and lower power consumption. The results show that it effectively detects the R peaks in the extracted FECG with a sensitivity of 95.74–100% and a specificity of 100%. The parallel architecture shows up to an 85.88% reduction in the convergence time for non-invasive FECG databases while the series architecture shows a 27.41% reduction in the number of flip flops used when compared with the existing FPGA implementations of various FECG extraction methods. It also shows an increase of 2–7.51% in accuracy when compared to previous works.
Collapse
Affiliation(s)
- Bhavya Vasudeva
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| | - Puneesh Deora
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| | - Pradhan Mohan Pradhan
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| | - Sudeb Dasgupta
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| |
Collapse
|
6
|
Dello Sterpaio L, Marino A, Nannipieri P, Dinelli G, Davalle D, Fanucci L. A Complete EGSE Solution for the SpaceWire and SpaceFibre Protocol Based on the PXI Industry Standard. Sensors (Basel) 2019; 19:s19225013. [PMID: 31744170 PMCID: PMC6891651 DOI: 10.3390/s19225013] [Citation(s) in RCA: 8] [Impact Index Per Article: 1.6] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 10/25/2019] [Revised: 11/09/2019] [Accepted: 11/12/2019] [Indexed: 11/16/2022]
Abstract
This article presents a complete test equipment for the promising on-board serial high-speed SpaceFibre protocol, published by the European Committee for Space Standardization. SpaceFibre and SpaceWire are standard communication protocols for the latest technology sensor devices intended for on-board satellites and spacecrafts in general, especially for sensors based on image acquisition, such as scanning radiometers or star-tracking devices. The new design aims to provide the enabling tools to the scientific community and the space industry in order to promote the adoption of open standards in space on-board communications for current- and future-generation spacecraft missions. It is the first instrument expressly designed for LabVIEW users, and it offers tools and advanced features for the test and development of new SpaceFibre devices. In addition, it supports the previous SpaceWire standard and cross-communications. Thanks to novel cutting-edge design methods, the system complex architecture can be implemented on natively supported LabVIEW programmable devices. The presented system is highly customizable in terms of interface support and is provided with a companion LabVIEW application and LabVIEW Application Programming Interface (API) for user custom automated test-chains. It offers real-time capabilities and supports data rates up to 6.25 Gbps.The proposed solutions is then fairly compared with other currently available SpaceFibre test equipment. Its comprehensiveness and modularity make it suitable for either on-board device developments or spacecraft system integrations.
Collapse
Affiliation(s)
- Luca Dello Sterpaio
- Department Information Engineering, University of Pisa, 56122 Pisa (PI), Italy;
- Correspondence: (L.D.S.); (A.M.); (P.N.); (G.D.); Tel.: +39-346-843-6731 (L.D.S.); +39-349-321-4423 (P.N.)
| | - Antonino Marino
- Department Information Engineering, University of Pisa, 56122 Pisa (PI), Italy;
- Correspondence: (L.D.S.); (A.M.); (P.N.); (G.D.); Tel.: +39-346-843-6731 (L.D.S.); +39-349-321-4423 (P.N.)
| | - Pietro Nannipieri
- Department Information Engineering, University of Pisa, 56122 Pisa (PI), Italy;
- Correspondence: (L.D.S.); (A.M.); (P.N.); (G.D.); Tel.: +39-346-843-6731 (L.D.S.); +39-349-321-4423 (P.N.)
| | - Gianmarco Dinelli
- Department Information Engineering, University of Pisa, 56122 Pisa (PI), Italy;
- Correspondence: (L.D.S.); (A.M.); (P.N.); (G.D.); Tel.: +39-346-843-6731 (L.D.S.); +39-349-321-4423 (P.N.)
| | | | - Luca Fanucci
- Department Information Engineering, University of Pisa, 56122 Pisa (PI), Italy;
- Space Division, IngeniArs S.r.l., 56121 Pisa (PI), Italy;
| |
Collapse
|
7
|
Iglesias-Rojas JC, Gomez-Castañeda F, Moreno-Cadenas JA. An LMS Programming Scheme and Floating-Gate Technology Enabled Trimmer-Less and Low Voltage Flame Detection Sensor. Sensors (Basel) 2017; 17:s17061387. [PMID: 28613250 PMCID: PMC5492078 DOI: 10.3390/s17061387] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 05/04/2017] [Revised: 06/05/2017] [Accepted: 06/09/2017] [Indexed: 11/16/2022]
Abstract
In this paper, a Least Mean Square (LMS) programming scheme is used to set the offset voltage of two operational amplifiers that were built using floating-gate transistors, enabling a 0.95 VRMS trimmer-less flame detection sensor. The programming scheme is capable of setting the offset voltage over a wide range of values by means of electron injection. The flame detection sensor consists of two programmable offset operational amplifiers; the first amplifier serves as a 26 μV offset voltage follower, whereas the second amplifier acts as a programmable trimmer-less voltage comparator. Both amplifiers form the proposed sensor, whose principle of functionality is based on the detection of the electrical changes produced by the flame ionization. The experimental results show that it is possible to measure the presence of a flame accurately after programming the amplifiers with a maximum of 35 LMS-algorithm iterations. Current commercial flame detectors are mainly used in absorption refrigerators and large industrial gas heaters, where a high voltage AC source and several mechanical trimmings are used in order to accurately measure the presence of the flame.
Collapse
Affiliation(s)
- Juan Carlos Iglesias-Rojas
- Department of Communications and Electronics, National Polytechnic Institute, Mexico City 07738, Mexico.
| | - Felipe Gomez-Castañeda
- Department of Electrical Engineering, Center for Research and Advanced Studies of the National Polytechnic Institute, Mexico City 07360, Mexico.
| | - Jose Antonio Moreno-Cadenas
- Department of Electrical Engineering, Center for Research and Advanced Studies of the National Polytechnic Institute, Mexico City 07360, Mexico.
| |
Collapse
|
8
|
Brito N, Ferreira C, Alves F, Cabral J, Gaspar J, Monteiro J, Rocha L. Digital Platform for Wafer-Level MEMS Testing and Characterization Using Electrical Response. Sensors (Basel) 2016; 16:s16091553. [PMID: 27657087 PMCID: PMC5038823 DOI: 10.3390/s16091553] [Citation(s) in RCA: 6] [Impact Index Per Article: 0.8] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 07/25/2016] [Revised: 09/08/2016] [Accepted: 09/19/2016] [Indexed: 11/16/2022]
Abstract
The uniqueness of microelectromechanical system (MEMS) devices, with their multiphysics characteristics, presents some limitations to the borrowed test methods from traditional integrated circuits (IC) manufacturing. Although some improvements have been performed, this specific area still lags behind when compared to the design and manufacturing competencies developed over the last decades by the IC industry. A complete digital solution for fast testing and characterization of inertial sensors with built-in actuation mechanisms is presented in this paper, with a fast, full-wafer test as a leading ambition. The full electrical approach and flexibility of modern hardware design technologies allow a fast adaptation for other physical domains with minimum effort. The digital system encloses a processor and the tailored signal acquisition, processing, control, and actuation hardware control modules, capable of the structure position and response analysis when subjected to controlled actuation signals in real time. The hardware performance, together with the simplicity of the sequential programming on a processor, results in a flexible and powerful tool to evaluate the newest and fastest control algorithms. The system enables measurement of resonant frequency (Fr), quality factor (Q), and pull-in voltage (Vpi) within 1.5 s with repeatability better than 5 ppt (parts per thousand). A full-wafer with 420 devices under test (DUTs) has been evaluated detecting the faulty devices and providing important design specification feedback to the designers.
Collapse
Affiliation(s)
- Nuno Brito
- Algoritmi Center, University of Minho, Guimarães 4800-058, Portugal.
| | - Carlos Ferreira
- Algoritmi Center, University of Minho, Guimarães 4800-058, Portugal.
| | - Filipe Alves
- CMEMS-UM, University of Minho, Guimarães 4800-058, Portugal.
| | - Jorge Cabral
- Algoritmi Center, University of Minho, Guimarães 4800-058, Portugal.
| | - João Gaspar
- INL, International Iberian Nanotechnology Laboratory, Braga 4715-330, Portugal.
| | - João Monteiro
- Algoritmi Center, University of Minho, Guimarães 4800-058, Portugal.
| | - Luís Rocha
- CMEMS-UM, University of Minho, Guimarães 4800-058, Portugal.
- INL, International Iberian Nanotechnology Laboratory, Braga 4715-330, Portugal.
| |
Collapse
|
9
|
Haselman MD, Pasko J, Hauck S, Lewellen TK, Miyaoka RS. FPGA-Based Pulse Pile-Up Correction With Energy and Timing Recovery. IEEE Trans Nucl Sci 2012; 59:10.1109/TNS.2012.2207403. [PMID: 24265508 PMCID: PMC3833626 DOI: 10.1109/tns.2012.2207403] [Citation(s) in RCA: 5] [Impact Index Per Article: 0.4] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Grants] [Track Full Text] [Subscribe] [Scholar Register] [Indexed: 06/02/2023]
Abstract
Modern field programmable gate arrays (FPGAs) are capable of performing complex discrete signal processing algorithms with clock rates well above 100 MHz. This, combined with FPGA's low expense, ease of use, and selected dedicated hardware make them an ideal technology for a data acquisition system for a positron emission tomography (PET) scanner. The University of Washington is producing a high-resolution, small-animal PET scanner that utilizes FPGAs as the core of the front-end electronics. For this scanner, functions that are typically performed in dedicated circuits, or offline, are being migrated to the FPGA. This will not only simplify the electronics, but the features of modern FPGAs can be utilized to add significant signal processing power to produce higher quality images. In this paper we report on an all-digital pulse pile-up correction algorithm that has been developed for the FPGA. The pile-up mitigation algorithm will allow the scanner to run at higher count rates without incurring large data losses due to the overlapping of scintillation signals. This correction technique utilizes a reference pulse to extract timing and energy information for most pile-up events. Using pulses acquired from a Zecotech Photonics MAPD-N with an LFS-3 scintillator, we show that good timing and energy information can be achieved in the presence of pile-up utilizing a moderate amount of FPGA resources.
Collapse
Affiliation(s)
| | - J. Pasko
- Department of Electrical Engineering, University of Washington, Seattle, WA 98195 USA ()
| | - S. Hauck
- Department of Electrical Engineering, University of Washington, Seattle, WA 98195 USA ()
| | - T. K. Lewellen
- Department of Radiology, University of Washington, Seattle, WA 98195 USA ()
| | - R. S. Miyaoka
- Department of Radiology, University of Washington, Seattle, WA 98195 USA ()
| |
Collapse
|
10
|
Barranco F, Diaz J, Gibaldi A, Sabatini SP, Ros E. Vector disparity sensor with vergence control for active vision systems. Sensors (Basel) 2012; 12:1771-99. [PMID: 22438737 DOI: 10.3390/s120201771] [Citation(s) in RCA: 6] [Impact Index Per Article: 0.5] [Reference Citation Analysis] [What about the content of this article? (0)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 12/28/2011] [Revised: 01/18/2012] [Accepted: 02/07/2012] [Indexed: 11/17/2022]
Abstract
This paper presents an architecture for computing vector disparity for active vision systems as used on robotics applications. The control of the vergence angle of a binocular system allows us to efficiently explore dynamic environments, but requires a generalization of the disparity computation with respect to a static camera setup, where the disparity is strictly 1-D after the image rectification. The interaction between vision and motor control allows us to develop an active sensor that achieves high accuracy of the disparity computation around the fixation point, and fast reaction time for the vergence control. In this contribution, we address the development of a real-time architecture for vector disparity computation using an FPGA device. We implement the disparity unit and the control module for vergence, version, and tilt to determine the fixation point. In addition, two on-chip different alternatives for the vector disparity engines are discussed based on the luminance (gradient-based) and phase information of the binocular images. The multiscale versions of these engines are able to estimate the vector disparity up to 32 fps on VGA resolution images with very good accuracy as shown using benchmark sequences with known ground-truth. The performances in terms of frame-rate, resource utilization, and accuracy of the presented approaches are discussed. On the basis of these results, our study indicates that the gradient-based approach leads to the best trade-off choice for the integration with the active vision system.
Collapse
|