1
|
Zeng Q, Chen W, Du H, Zhang W, Xiong X, Zhao Z, Zhou F, Guo X, Xu L. Real-Time Direction Judgment System for Dual-Frequency Laser Interferometer. Sensors (Basel) 2024; 24:2030. [PMID: 38610242 PMCID: PMC11014305 DOI: 10.3390/s24072030] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Grants] [Track Full Text] [Subscribe] [Scholar Register] [Received: 02/20/2024] [Revised: 03/16/2024] [Accepted: 03/18/2024] [Indexed: 04/14/2024]
Abstract
Current real-time direction judgment systems are inaccurate and insensitive, as well as limited by the sampling rate of analog-to-digital converters. To address this problem, we propose a dynamic real-time direction judgment system based on an integral dual-frequency laser interferometer and field-programmable gate array technology. The optoelectronic signals resulting from the introduction of a phase subdivision method based on the amplitude resolution of the laser interferometer when measuring displacement are analyzed. The proposed system integrates the optoelectronic signals to increase the accuracy of its direction judgments and ensures these direction judgments are made in real time by dynamically controlling the integration time. Several experiments were conducted to verify the performance of the proposed system. The results show that, compared with current real-time direction judgment systems, the proposed system makes accurate judgements during low-speed motions and can update directions within 0.125 cycles of the phase difference change at different speeds. Moreover, a sweep frequency experiment confirmed the system's ability to effectively judge dynamic directions. The proposed system is capable of accurate and real-time directional judgment during low-speed movements of a table in motion.
Collapse
Affiliation(s)
- Qilin Zeng
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| | - Wenwei Chen
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| | - Hua Du
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| | - Wentao Zhang
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| | - Xianming Xiong
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| | - Zhengyi Zhao
- School of Precision Instrument and Opto-Electronics Engineering, Tianjin University, Tianjin 300072, China;
| | - Fangjun Zhou
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| | - Xin Guo
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| | - Le Xu
- College of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541000, China; (Q.Z.); (W.C.); (H.D.); (X.X.); (F.Z.); (X.G.); (L.X.)
- Key Laboratory of Optoelectronic Information Processing, Guilin University of Electronic Technology, Guilin 541000, China
| |
Collapse
|
2
|
Bahrami MK, Nazari S. Digital design of a spatial-pow-STDP learning block with high accuracy utilizing pow CORDIC for large-scale image classifier spatiotemporal SNN. Sci Rep 2024; 14:3388. [PMID: 38337032 PMCID: PMC10858263 DOI: 10.1038/s41598-024-54043-7] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Journal Information] [Subscribe] [Scholar Register] [Received: 11/24/2023] [Accepted: 02/07/2024] [Indexed: 02/12/2024] Open
Abstract
The paramount concern of highly accurate energy-efficient computing in machines with significant cognitive capabilities aims to enhance the accuracy and efficiency of bio-inspired Spiking Neural Networks (SNNs). This paper addresses this main objective by introducing a novel spatial power spike-timing-dependent plasticity (Spatial-Pow-STDP) learning rule as a digital block with high accuracy in a bio-inspired SNN model. Motivated by the demand for precise and accelerated computation that reduces high-cost resources in neural network applications, this paper presents a methodology based on COordinate Rotation DIgital Computer (CORDIC) definitions. The proposed designs of CORDIC algorithms for exponential (Exp CORDIC), natural logarithm (Ln CORDIC), and arbitrary power function (Pow CORDIC) are meticulously detailed and evaluated to ensure optimal acceleration and accuracy, which respectively show average errors near 10-9, 10-6, and 10-5 with 4, 4, and 6 iterations. The engineered architectures for the Exp, Ln, and Pow CORDIC implementations are illustrated and assessed, showcasing the efficiency achieved through high frequency, leading to the introduction of a Spatial-Pow-STDP learning block design based on Pow CORDIC that facilitates efficient and accurate hardware computation with 6.93 × 10-3 average error with 9 iterations. The proposed learning mechanism integrates this structure into a large-scale spatiotemporal SNN consisting of three layers with reduced hyper-parameters, enabling unsupervised training in an event-based paradigm using excitatory and inhibitory synapses. As a result, the application of the developed methodology and equations in the computational SNN model for image classification reveals superior accuracy and convergence speed compared to existing spiking networks by achieving up to 97.5%, 97.6%, 93.4%, and 93% accuracy, respectively, when trained on the MNIST, EMNIST digits, EMNIST letters, and CIFAR10 datasets with 6, 2, 2, and 6 training epochs.
Collapse
Affiliation(s)
| | - Soheila Nazari
- Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, 1983969411, Iran.
| |
Collapse
|
3
|
Ahmad M, Zhang L, Chowdhury MEH. FPGA Implementation of Complex-Valued Neural Network for Polar-Represented Image Classification. Sensors (Basel) 2024; 24:897. [PMID: 38339614 PMCID: PMC10857050 DOI: 10.3390/s24030897] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Subscribe] [Scholar Register] [Received: 11/22/2023] [Revised: 01/23/2024] [Accepted: 01/25/2024] [Indexed: 02/12/2024]
Abstract
This proposed research explores a novel approach to image classification by deploying a complex-valued neural network (CVNN) on a Field-Programmable Gate Array (FPGA), specifically for classifying 2D images transformed into polar form. The aim of this research is to address the limitations of existing neural network models in terms of energy and resource efficiency, by exploring the potential of FPGA-based hardware acceleration in conjunction with advanced neural network architectures like CVNNs. The methodological innovation of this research lies in the Cartesian to polar transformation of 2D images, effectively reducing the input data volume required for neural network processing. Subsequent efforts focused on constructing a CVNN model optimized for FPGA implementation, emphasizing the enhancement of computational efficiency and overall performance. The experimental findings provide empirical evidence supporting the efficacy of the image classification system developed in this study. One of the developed models, CVNN_128, achieves an accuracy of 88.3% with an inference time of just 1.6 ms and a power consumption of 4.66 mW for the classification of the MNIST test dataset, which consists of 10,000 frames. While there is a slight concession in accuracy compared to recent FPGA implementations that achieve 94.43%, our model significantly excels in classification speed and power efficiency-surpassing existing models by more than a factor of 100. In conclusion, this paper demonstrates the substantial advantages of the FPGA implementation of CVNNs for image classification tasks, particularly in scenarios where speed, resource, and power consumption are critical.
Collapse
Affiliation(s)
- Maruf Ahmad
- Faculty of Engineering and Applied Science, University of Regina, Regina, SK S4S 0A2, Canada;
| | - Lei Zhang
- Faculty of Engineering and Applied Science, University of Regina, Regina, SK S4S 0A2, Canada;
| | | |
Collapse
|
4
|
Ahmad M, Zhang L, Ng KTW, Chowdhury MEH. Complex-Exponential-Based Bio-Inspired Neuron Model Implementation in FPGA Using Xilinx System Generator and Vivado Design Suite. Biomimetics (Basel) 2023; 8:621. [PMID: 38132560 PMCID: PMC10741806 DOI: 10.3390/biomimetics8080621] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Journal Information] [Subscribe] [Scholar Register] [Received: 11/03/2023] [Revised: 12/06/2023] [Accepted: 12/15/2023] [Indexed: 12/23/2023] Open
Abstract
This research investigates the implementation of complex-exponential-based neurons in FPGA, which can pave the way for implementing bio-inspired spiking neural networks to compensate for the existing computational constraints in conventional artificial neural networks. The increasing use of extensive neural networks and the complexity of models in handling big data lead to higher power consumption and delays. Hence, finding solutions to reduce computational complexity is crucial for addressing power consumption challenges. The complex exponential form effectively encodes oscillating features like frequency, amplitude, and phase shift, streamlining the demanding calculations typical of conventional artificial neurons through levering the simple phase addition of complex exponential functions. The article implements such a two-neuron and a multi-neuron neural model using the Xilinx System Generator and Vivado Design Suite, employing 8-bit, 16-bit, and 32-bit fixed-point data format representations. The study evaluates the accuracy of the proposed neuron model across different FPGA implementations while also providing a detailed analysis of operating frequency, power consumption, and resource usage for the hardware implementations. BRAM-based Vivado designs outperformed Simulink regarding speed, power, and resource efficiency. Specifically, the Vivado BRAM-based approach supported up to 128 neurons, showcasing optimal LUT and FF resource utilization. Such outcomes accommodate choosing the optimal design procedure for implementing spiking neural networks on FPGAs.
Collapse
Affiliation(s)
- Maruf Ahmad
- Faculty of Engineering and Applied Science, University of Regina, Regina, SK S4S 0A2, Canada; (M.A.); (K.T.W.N.)
| | - Lei Zhang
- Faculty of Engineering and Applied Science, University of Regina, Regina, SK S4S 0A2, Canada; (M.A.); (K.T.W.N.)
| | - Kelvin Tsun Wai Ng
- Faculty of Engineering and Applied Science, University of Regina, Regina, SK S4S 0A2, Canada; (M.A.); (K.T.W.N.)
| | | |
Collapse
|
5
|
Wang L, Wen H, Wu X, Song Q. Design and Implementation of a Low-Complexity Multi- h CPM Receiver with Linear Phase Approximation Synchronization Algorithm. Entropy (Basel) 2023; 25:1530. [PMID: 37998222 PMCID: PMC10670055 DOI: 10.3390/e25111530] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Grants] [Track Full Text] [Subscribe] [Scholar Register] [Received: 09/18/2023] [Revised: 10/30/2023] [Accepted: 11/04/2023] [Indexed: 11/25/2023]
Abstract
Multi-h continuous phase modulation (CPM), with extremely high spectral efficiency, involves the plague of high demodulation complexity with a large number of matched filters and a complex trellis. In this paper, an efficient all-digital demodulator for multi-h continuous phase modulation (CPM) is proposed based on a low-complexity decision-directed synchronization algorithm. Based on the maximum-likelihood estimation of the carrier phase and timing errors, we propose a reduced-complexity timing error detector with linear phase approximation (LPA) to the phase of the multi-h CPM. Compared with the traditional synchronization methods, it avoids derivative matched filtering and reduces about 2/3 of matched filters. The estimated accuracy and bit error rate (BER) performance of the LPA-based synchronization algorithm have no loss, as shown by the numerical simulation. Its stability is verified by the derived S-curve. Then, the receivers with the LPA-based synchronization for the three kinds of promising multi-h CPM are implemented on a Xilinx Kintex-7 FPGA platform. The experimental results show that the onboard tested BER of the proposed design has an ignorable loss in the numerical simulation. The implementation overhead on FPGA is significantly reduced by about 27% slices, 64% DSPs, and 70% block RAMs compared with the conventional method.
Collapse
Affiliation(s)
- Le Wang
- School of Information Science and Technology, North China University of Technology, Beijing 100144, China; (H.W.); (X.W.)
| | - Huan Wen
- School of Information Science and Technology, North China University of Technology, Beijing 100144, China; (H.W.); (X.W.)
| | - Xucen Wu
- School of Information Science and Technology, North China University of Technology, Beijing 100144, China; (H.W.); (X.W.)
| | - Qingping Song
- Beijing Institute of Control and Electronic Technology, Beijing 100038, China
| |
Collapse
|
6
|
Abernot M, Azemard N, Todri-Sanial A. Oscillatory neural network learning for pattern recognition: an on-chip learning perspective and implementation. Front Neurosci 2023; 17:1196796. [PMID: 37397448 PMCID: PMC10308018 DOI: 10.3389/fnins.2023.1196796] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Grants] [Track Full Text] [Figures] [Journal Information] [Subscribe] [Scholar Register] [Received: 03/30/2023] [Accepted: 05/29/2023] [Indexed: 07/04/2023] Open
Abstract
In the human brain, learning is continuous, while currently in AI, learning algorithms are pre-trained, making the model non-evolutive and predetermined. However, even in AI models, environment and input data change over time. Thus, there is a need to study continual learning algorithms. In particular, there is a need to investigate how to implement such continual learning algorithms on-chip. In this work, we focus on Oscillatory Neural Networks (ONNs), a neuromorphic computing paradigm performing auto-associative memory tasks, like Hopfield Neural Networks (HNNs). We study the adaptability of the HNN unsupervised learning rules to on-chip learning with ONN. In addition, we propose a first solution to implement unsupervised on-chip learning using a digital ONN design. We show that the architecture enables efficient ONN on-chip learning with Hebbian and Storkey learning rules in hundreds of microseconds for networks with up to 35 fully-connected digital oscillators.
Collapse
Affiliation(s)
- Madeleine Abernot
- Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier (LIRMM), Department of Microelectroncis, University of Montpellier, CNRS, Montpellier, France
| | - Nadine Azemard
- Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier (LIRMM), Department of Microelectroncis, University of Montpellier, CNRS, Montpellier, France
| | - Aida Todri-Sanial
- Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier (LIRMM), Department of Microelectroncis, University of Montpellier, CNRS, Montpellier, France
- Electrical Engineering Department, Eindhoven University of Technology, Eindhoven, Netherlands
| |
Collapse
|
7
|
Lora-Rivera R, Oballe-Peinado Ó, Vidal-Verdú F. Proposal and Implementation of a Procedure for Compliance Recognition of Objects with Smart Tactile Sensors. Sensors (Basel) 2023; 23:4120. [PMID: 37112461 PMCID: PMC10144469 DOI: 10.3390/s23084120] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Figures] [Subscribe] [Scholar Register] [Received: 03/10/2023] [Revised: 04/17/2023] [Accepted: 04/18/2023] [Indexed: 06/19/2023]
Abstract
This paper presents a procedure for classifying objects based on their compliance with information gathered using tactile sensors. Specifically, smart tactile sensors provide the raw moments of the tactile image when the object is squeezed and desqueezed. A set of simple parameters from moment-versus-time graphs are proposed as features, to build the input vector of a classifier. The extraction of these features was implemented in the field programmable gate array (FPGA) of a system on chip (SoC), while the classifier was implemented in its ARM core. Many different options were realized and analyzed, depending on their complexity and performance in terms of resource usage and accuracy of classification. A classification accuracy of over 94% was achieved for a set of 42 different classes. The proposed approach is intended for developing architectures with preprocessing on the embedded FPGA of smart tactile sensors, to obtain high performance in real-time complex robotic systems.
Collapse
Affiliation(s)
- Raúl Lora-Rivera
- Instituto de Investigación Biomédica de Málaga (IBIMA), Universidad de Málaga (UMA), 29010 Malaga, Spain
| | - Óscar Oballe-Peinado
- Instituto Universitario de Investigación en Ingeniería Mecatrónica y Sistemas Ciberfísicos (IMECH.UMA), Universidad de Málaga (UMA), 29017 Malaga, Spain; (Ó.O.-P.); (F.V.-V.)
| | - Fernando Vidal-Verdú
- Instituto Universitario de Investigación en Ingeniería Mecatrónica y Sistemas Ciberfísicos (IMECH.UMA), Universidad de Málaga (UMA), 29017 Malaga, Spain; (Ó.O.-P.); (F.V.-V.)
| |
Collapse
|
8
|
Takam Tchendjou G, Simeu E. Visual Perceptual Quality Assessment Based on Blind Machine Learning Techniques. Sensors (Basel) 2021; 22:s22010175. [PMID: 35009718 PMCID: PMC8749612 DOI: 10.3390/s22010175] [Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [MESH Headings] [Track Full Text] [Subscribe] [Scholar Register] [Received: 11/25/2021] [Revised: 12/14/2021] [Accepted: 12/18/2021] [Indexed: 05/03/2023]
Abstract
This paper presents the construction of a new objective method for estimation of visual perceiving quality. The proposal provides an assessment of image quality without the need for a reference image or a specific distortion assumption. Two main processes have been used to build our models: The first one uses deep learning with a convolutional neural network process, without any preprocessing. The second objective visual quality is computed by pooling several image features extracted from different concepts: the natural scene statistic in the spatial domain, the gradient magnitude, the Laplacian of Gaussian, as well as the spectral and spatial entropies. The features extracted from the image file are used as the input of machine learning techniques to build the models that are used to estimate the visual quality level of any image. For the machine learning training phase, two main processes are proposed: The first proposed process consists of a direct learning using all the selected features in only one training phase, named direct learning blind visual quality assessment DLBQA. The second process is an indirect learning and consists of two training phases, named indirect learning blind visual quality assessment ILBQA. This second process includes an additional phase of construction of intermediary metrics used for the construction of the prediction model. The produced models are evaluated on many benchmarks image databases as TID2013, LIVE, and LIVE in the wild image quality challenge. The experimental results demonstrate that the proposed models produce the best visual perception quality prediction, compared to the state-of-the-art models. The proposed models have been implemented on an FPGA platform to demonstrate the feasibility of integrating the proposed solution on an image sensor.
Collapse
|
9
|
Vasudeva B, Deora P, Pradhan PM, Dasgupta S. Efficient implementation of LMS adaptive filter-based FECG extraction on an FPGA. Healthc Technol Lett 2020; 7:125-131. [PMID: 33282322 PMCID: PMC7704145 DOI: 10.1049/htl.2020.0016] [Citation(s) in RCA: 2] [Impact Index Per Article: 0.5] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Journal Information] [Subscribe] [Scholar Register] [Received: 02/19/2020] [Revised: 05/28/2020] [Accepted: 06/04/2020] [Indexed: 11/19/2022] Open
Abstract
In this Letter, the field programmable gate array (FPGA) implementation of a foetal heart rate (FHR) monitoring system is presented. The system comprises a preprocessing unit to remove various types of noise, followed by a foetal electrocardiogram (FECG) extraction unit and an FHR detection unit. To improve the precision and accuracy of the arithmetic operations, a floating-point unit is developed. A least mean squares algorithm-based adaptive filter (LMS-AF) is used for FECG extraction. Two different architectures, namely series and parallel, are proposed for the LMS-AF, with the series architecture targeting lower utilisation of hardware resources, and the parallel architecture enabling less convergence time and lower power consumption. The results show that it effectively detects the R peaks in the extracted FECG with a sensitivity of 95.74–100% and a specificity of 100%. The parallel architecture shows up to an 85.88% reduction in the convergence time for non-invasive FECG databases while the series architecture shows a 27.41% reduction in the number of flip flops used when compared with the existing FPGA implementations of various FECG extraction methods. It also shows an increase of 2–7.51% in accuracy when compared to previous works.
Collapse
Affiliation(s)
- Bhavya Vasudeva
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| | - Puneesh Deora
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| | - Pradhan Mohan Pradhan
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| | - Sudeb Dasgupta
- Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Uttarakhand, India
| |
Collapse
|
10
|
Zhou H, Machupalli R, Mandal M. Efficient FPGA Implementation of Automatic Nuclei Detection in Histopathology Images. J Imaging 2019; 5:jimaging5010021. [PMID: 34465711 PMCID: PMC8320863 DOI: 10.3390/jimaging5010021] [Citation(s) in RCA: 3] [Impact Index Per Article: 0.6] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Journal Information] [Subscribe] [Scholar Register] [Received: 11/30/2018] [Revised: 12/27/2018] [Accepted: 01/11/2019] [Indexed: 11/17/2022] Open
Abstract
Accurate and efficient detection of cell nuclei is an important step towards the development of a pathology-based Computer Aided Diagnosis. Generally, high-resolution histopathology images are very large, in the order of billion pixels, therefore nuclei detection is a highly compute intensive task, and software implementation requires a significant amount of processing time. To assist the doctors in real time, special hardware accelerators, which can reduce the processing time, are required. In this paper, we propose a Field Programmable Gate Array (FPGA) implementation of automated nuclei detection algorithm using generalized Laplacian of Gaussian filters. The experimental results show that the implemented architecture has the potential to provide a significant improvement in processing time without losing detection accuracy.
Collapse
|
11
|
Louliej A, Jabrane Y, Gil Jiménez VP, García Armada A. Practical Guidelines for Approaching the Implementation of Neural Networks on FPGA for PAPR Reduction in Vehicular Networks. Sensors (Basel) 2018; 19:E116. [PMID: 30602704 DOI: 10.3390/s19010116] [Citation(s) in RCA: 4] [Impact Index Per Article: 0.7] [Reference Citation Analysis] [What about the content of this article? (0)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 11/16/2018] [Revised: 12/12/2018] [Accepted: 12/25/2018] [Indexed: 11/17/2022]
Abstract
Nowadays, the sensor community has become wireless, increasing their potential and applications. In particular, these emerging technologies are promising for vehicles’ communications (V2V) to dramatically reduce the number of fatal roadway accidents by providing early warnings. The ECMA-368 wireless communication standard has been developed and used in wireless sensor networks and it is also proposed to be used in vehicular networks. It adopts Multiband Orthogonal Frequency Division Multiplexing (MB-OFDM) technology to transmit data. However, the large power envelope fluctuation of OFDM signals limits the power efficiency of the High Power Amplifier (HPA) due to nonlinear distortion. This is especially important for mobile broadband wireless and sensors in vehicular networks. Many algorithms have been proposed for solving this drawback. However, complexity and implementations are usually an issue in real developments. In this paper, the implementation of a novel architecture based on multilayer perceptron artificial neural networks on a Field Programmable Gate Array (FPGA) chip is evaluated and some guidelines are drawn suitable for vehicular communications. The proposed implementation improves performance in terms of Peak to Average Power Ratio (PAPR) reduction, distortion and Bit Error Rate (BER) with much lower complexity. Two different chips have been used, namely, Xilinx and Altera and a comparison is also provided. As a conclusion, the proposed implementation allows a minimal consumption of the resources jointly with a higher maximum frequency, higher performance and lower complexity.
Collapse
|
12
|
Barrios-Avilés J, Rosado-Muñoz A, Medus LD, Bataller-Mompeán M, Guerrero-Martínez JF. Less Data Same Information for Event-Based Sensors: A Bioinspired Filtering and Data Reduction Algorithm. Sensors (Basel) 2018; 18:E4122. [PMID: 30477237 DOI: 10.3390/s18124122] [Citation(s) in RCA: 8] [Impact Index Per Article: 1.3] [Reference Citation Analysis] [What about the content of this article? (0)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 09/18/2018] [Revised: 11/21/2018] [Accepted: 11/22/2018] [Indexed: 11/28/2022]
Abstract
Sensors provide data which need to be processed after acquisition to remove noise and extract relevant information. When the sensor is a network node and acquired data are to be transmitted to other nodes (e.g., through Ethernet), the amount of generated data from multiple nodes can overload the communication channel. The reduction of generated data implies the possibility of lower hardware requirements and less power consumption for the hardware devices. This work proposes a filtering algorithm (LDSI—Less Data Same Information) which reduces the generated data from event-based sensors without loss of relevant information. It is a bioinspired filter, i.e., event data are processed using a structure resembling biological neuronal information processing. The filter is fully configurable, from a “transparent mode” to a very restrictive mode. Based on an analysis of configuration parameters, three main configurations are given: weak, medium and restrictive. Using data from a DVS event camera, results for a similarity detection algorithm show that event data can be reduced up to 30% while maintaining the same similarity index when compared to unfiltered data. Data reduction can reach 85% with a penalty of 15% in similarity index compared to the original data. An object tracking algorithm was also used to compare results of the proposed filter with other existing filter. The LDSI filter provides less error (4.86 ± 1.87) when compared to the background activity filter (5.01 ± 1.93). The algorithm was tested under a PC using pre-recorded datasets, and its FPGA implementation was also carried out. A Xilinx Virtex6 FPGA received data from a 128 × 128 DVS camera, applied the LDSI algorithm, created a AER dataflow and sent the data to the PC for data analysis and visualization. The FPGA could run at 177 MHz clock speed with a low resource usage (671 LUT and 40 Block RAM for the whole system), showing real time operation capabilities and very low resource usage. The results show that, using an adequate filter parameter tuning, the relevant information from the scene is kept while fewer events are generated (i.e., fewer generated data).
Collapse
|
13
|
El-Hadidi MT, Elsayed HM, Osama K, Bakr M, Aslan HK. Optimization of a novel programmable data-flow crypto processor using NSGA-II algorithm. J Adv Res 2018; 12:67-78. [PMID: 30046480 DOI: 10.1016/j.jare.2017.11.002] [Citation(s) in RCA: 2] [Impact Index Per Article: 0.3] [Reference Citation Analysis] [What about the content of this article? (0)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Journal Information] [Subscribe] [Scholar Register] [Received: 07/22/2017] [Revised: 10/30/2017] [Accepted: 11/03/2017] [Indexed: 11/22/2022] Open
Abstract
The optimization of a novel programmable data-flow crypto processor dedicated to security applications is considered. An architecture based on assigning basic functional units to four synchronous regions was proposed in a previous work. In this paper, the problem of selecting the number of synchronous regions and the distribution of functional units among these regions is formulated as a combinatorial multi-objective optimization problem. The objective functions are chosen as: the implementation area, the execution delay, and the consumed energy when running the well-known AES algorithm. To solve this problem, a modified version of the Genetic Algorithm - known as NSGA-II - linked to a component database and a processor emulator, has been invoked. It is found that the performance improvement introduced by operating the processor regions at different clocks is offset by the necessary delay introduced by wrappers needed to communicate between the asynchronous regions. With a two clock-periods delay, the minimum processor delay of the asynchronous case is 311% of the delay obtained in the synchronous case, and the minimum consumed energy is 308% more in the asynchronous design when compared to its synchronous counterpart. This research also identifies the Instruction Region as the main design bottleneck. For the synchronous case, the Pareto front contains solutions with 4 regions that minimize delay and solutions with 7 regions that minimize area or energy. A minimum-delay design is selected for hardware implementation, and the FPGA version of the optimized processor is tested and correct operation is verified for AES and RC6 encryption/decryption algorithms.
Collapse
|
14
|
Ibrahim A, Gastaldo P, Chible H, Valle M. Real-Time Digital Signal Processing Based on FPGAs for Electronic Skin Implementation. Sensors (Basel) 2017; 17:s17030558. [PMID: 28287448 PMCID: PMC5375844 DOI: 10.3390/s17030558] [Citation(s) in RCA: 13] [Impact Index Per Article: 1.9] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 01/30/2017] [Revised: 03/02/2017] [Accepted: 03/06/2017] [Indexed: 11/16/2022]
Abstract
Enabling touch-sensing capability would help appliances understand interaction behaviors with their surroundings. Many recent studies are focusing on the development of electronic skin because of its necessity in various application domains, namely autonomous artificial intelligence (e.g., robots), biomedical instrumentation, and replacement prosthetic devices. An essential task of the electronic skin system is to locally process the tactile data and send structured information either to mimic human skin or to respond to the application demands. The electronic skin must be fabricated together with an embedded electronic system which has the role of acquiring the tactile data, processing, and extracting structured information. On the other hand, processing tactile data requires efficient methods to extract meaningful information from raw sensor data. Machine learning represents an effective method for data analysis in many domains: it has recently demonstrated its effectiveness in processing tactile sensor data. In this framework, this paper presents the implementation of digital signal processing based on FPGAs for tactile data processing. It provides the implementation of a tensorial kernel function for a machine learning approach. Implementation results are assessed by highlighting the FPGA resource utilization and power consumption. Results demonstrate the feasibility of the proposed implementation when real-time classification of input touch modalities are targeted.
Collapse
Affiliation(s)
- Ali Ibrahim
- Department of Electrical, Electronic and Telecommunication Engineering and Naval architecture (DITEN)-University of Genoa, via Opera Pia 11, 16145 Genoa, Italy.
- MECRL Lab, PhD School for Sciences and Technology (EDST)-Lebanese University, AL Hadath, Lebanon.
| | - Paolo Gastaldo
- Department of Electrical, Electronic and Telecommunication Engineering and Naval architecture (DITEN)-University of Genoa, via Opera Pia 11, 16145 Genoa, Italy.
| | - Hussein Chible
- MECRL Lab, PhD School for Sciences and Technology (EDST)-Lebanese University, AL Hadath, Lebanon.
| | - Maurizio Valle
- Department of Electrical, Electronic and Telecommunication Engineering and Naval architecture (DITEN)-University of Genoa, via Opera Pia 11, 16145 Genoa, Italy.
| |
Collapse
|
15
|
Karakuzu C, Karakaya F, Çavuşlu MA. FPGA implementation of neuro-fuzzy system with improved PSO learning. Neural Netw 2016; 79:128-40. [PMID: 27136666 DOI: 10.1016/j.neunet.2016.02.004] [Citation(s) in RCA: 24] [Impact Index Per Article: 3.0] [Reference Citation Analysis] [What about the content of this article? (0)] [Abstract] [Key Words] [Track Full Text] [Journal Information] [Subscribe] [Scholar Register] [Received: 08/18/2015] [Revised: 12/20/2015] [Accepted: 02/08/2016] [Indexed: 11/22/2022]
Abstract
This paper presents the first hardware implementation of neuro-fuzzy system (NFS) with its metaheuristic learning ability on field programmable gate array (FPGA). Metaheuristic learning of NFS for all of its parameters is accomplished by using the improved particle swarm optimization (iPSO). As a second novelty, a new functional approach, which does not require any memory and multiplier usage, is proposed for the Gaussian membership functions of NFS. NFS and its learning using iPSO are implemented on Xilinx Virtex5 xc5vlx110-3ff1153 and efficiency of the proposed implementation tested on two dynamic system identification problems and licence plate detection problem as a practical application. Results indicate that proposed NFS implementation and membership function approximation is as effective as the other approaches available in the literature but requires less hardware resources.
Collapse
|
16
|
Hayajneh T, Mohd BJ, Imran M, Almashaqbeh G, Vasilakos AV. Secure Authentication for Remote Patient Monitoring with Wireless Medical Sensor Networks. Sensors (Basel) 2016; 16:424. [PMID: 27023540 DOI: 10.3390/s16040424] [Citation(s) in RCA: 53] [Impact Index Per Article: 6.6] [Reference Citation Analysis] [What about the content of this article? (0)] [Abstract] [Key Words] [Track Full Text] [Download PDF] [Figures] [Subscribe] [Scholar Register] [Received: 12/31/2015] [Revised: 03/08/2016] [Accepted: 03/17/2016] [Indexed: 11/17/2022]
Abstract
There is broad consensus that remote health monitoring will benefit all stakeholders in the healthcare system and that it has the potential to save billions of dollars. Among the major concerns that are preventing the patients from widely adopting this technology are data privacy and security. Wireless Medical Sensor Networks (MSNs) are the building blocks for remote health monitoring systems. This paper helps to identify the most challenging security issues in the existing authentication protocols for remote patient monitoring and presents a lightweight public-key-based authentication protocol for MSNs. In MSNs, the nodes are classified into sensors that report measurements about the human body and actuators that receive commands from the medical staff and perform actions. Authenticating these commands is a critical security issue, as any alteration may lead to serious consequences. The proposed protocol is based on the Rabin authentication algorithm, which is modified in this paper to improve its signature signing process, making it suitable for delay-sensitive MSN applications. To prove the efficiency of the Rabin algorithm, we implemented the algorithm with different hardware settings using Tmote Sky motes and also programmed the algorithm on an FPGA to evaluate its design and performance. Furthermore, the proposed protocol is implemented and tested using the MIRACL (Multiprecision Integer and Rational Arithmetic C/C++) library. The results show that secure, direct, instant and authenticated commands can be delivered from the medical staff to the MSN nodes.
Collapse
|
17
|
Smitha KG, Vinod AP. Facial emotion recognition system for autistic children: a feasible study based on FPGA implementation. Med Biol Eng Comput 2015; 53:1221-9. [PMID: 26239162 DOI: 10.1007/s11517-015-1346-z] [Citation(s) in RCA: 15] [Impact Index Per Article: 1.7] [Reference Citation Analysis] [What about the content of this article? (0)] [Affiliation(s)] [Abstract] [Key Words] [Track Full Text] [Journal Information] [Subscribe] [Scholar Register] [Received: 03/14/2014] [Accepted: 07/07/2015] [Indexed: 11/29/2022]
Abstract
Children with autism spectrum disorder have difficulty in understanding the emotional and mental states from the facial expressions of the people they interact. The inability to understand other people's emotions will hinder their interpersonal communication. Though many facial emotion recognition algorithms have been proposed in the literature, they are mainly intended for processing by a personal computer, which limits their usability in on-the-move applications where portability is desired. The portability of the system will ensure ease of use and real-time emotion recognition and that will aid for immediate feedback while communicating with caretakers. Principal component analysis (PCA) has been identified as the least complex feature extraction algorithm to be implemented in hardware. In this paper, we present a detailed study of the implementation of serial and parallel implementation of PCA in order to identify the most feasible method for realization of a portable emotion detector for autistic children. The proposed emotion recognizer architectures are implemented on Virtex 7 XC7VX330T FFG1761-3 FPGA. We achieved 82.3% detection accuracy for a word length of 8 bits.
Collapse
Affiliation(s)
- K G Smitha
- School of Computer Engineering, Nanyang Technological University, Singapore, Singapore.
| | - A P Vinod
- School of Computer Engineering, Nanyang Technological University, Singapore, Singapore.
| |
Collapse
|